

EP 0 524 560 B1

99(1) European Patent Convention).

Note: Within nine months from the publication of the grant of the European Patent, any person may give a written reasoned statement to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art.

(12) **EP 0 524 560 B1**

(11) **EP 0 524 560 B1**

(10) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention of the grant of the patent: **H04L 25/03**

(46) Date of publication and mention of the grant of the patent: **03.09.1997 Bulletin 1997/36**

(47) Application number: **92112306.3**

(48) Date of filing: **18.07.1992**

(49) Method and apparatus for updating coefficients in a complex adaptive equalizer  
Verfahren und Einrichtung zur Aktualisierung der Koeffizienten eines komplexen, adaptiven Equalizers  
Procédé et dispositif pour la mise à jour des coefficients d'un égalisateur complexe adapté

(50) Priority: **26.07.1991 US 733791**

(51) Int Cl.: **H04L 25/03**

(52) Designated Contracting States: **AT BE CH DE DK ES FR GB IT LI MC NL PT SE**

(53) Date of publication of application: **27.01.1993 Bulletin 1993/04**

(54) Designated Contracting States: **US-A. 4-435 B23**

(55) References cited: **70182 Stuttgart (DE)**

(56) References cited: **US-A. 4-435 B23**

(57) INTERNATIONAL JOURNAL OF ELECTRONICS  
vol. 55, no. 3, September 1983, pages 473 - 477  
COMMUNICATIONS VOL. SAC-5, no. 3, April 1987,  
NEW YORK US pages 466 - 475 BACETTI B, ET  
AL.: Full digital adaptive equalization in 64-QAM  
radio systems,  
Proceedings of the IEEE, Vol. 73, no. 9, September  
1985 pages 1349-1387 QUARESHI S.U.H.: Adaptive  
equalization

(72) Inventors: **• Pak, Woo H.  
• Paik, Woo H.  
• Levy, Scott A.  
• Leucadia, California 92024 (US)  
• Wu, Allen  
• San Diego, California 92130 (US)**



### Description

With the ISI problem, in order to reduce the intersymbol interference in produced by a communication channel, rather precise equalization is required. Furthermore, the channel char-

ball interference (ISI). This distortion has been one of the major obstacles to reliable high speed data transmission over low background noise channels of a limited bandwidth. A device known as an "equalizer" is used to deal

the effect of each symbol transmitted over a time-dispersive channel extends beyond the time interval used to represent that symbol. The distortion caused by the resulting overlap of received symbols is called intersymbol interference (ISI).

In pulse amplitude modulation, each signal is a pulse whose amplitude level is determined by a transmitted symbol in 16-QAM, symbol amplitudes of -3, -1, 1 and 3 in each quadrature channel are typically used. In bandwidth efficient digital communication systems, 45

amounts of power that can be transmitted within the available channel bandwidth. QAM is a form of PAM in which a plurality, such as sixteen or thirty-two, bits of information are transmitted together in a pattern referred to as a "constellation".

possible background thermal noise, impulse noise, and possible background thermal noise, because of the high frequency translation, nonlinear or harmonic distortion, and the noise distortion.

20  
Digital data, for example digitized video for use in broadcasting high definition television (HDTV) signals, signals derived from equalizer data output from said adaptive equalizer.

15 receiver appuratus comprising a filter stage, said filter stage receiving one of the updated coefficients during each one of successive filter clock cycles, and updating means for updating said coefficients in response to error

clock cycles, said co-inventors being updated in response to error signals derived from equalized data output from said equalizer.

The inversion in particular relates to a method for updating coefficients for input to a filter stage of an adaptive equalizer, said filter receiving one of said update coefficients during each one of successive filter

The present invention relates to digital communication, and more particularly to an improved adaptive equalizer for reducing intersymbol interference in a receiver.





The present invention reduces the convergence time of the equalizer by updating all N coefficients each filter clock cycle, even though the FIR filters can accept data at a much slower rate.

Generally, only one coefficient of an FIR filter can be changed for each filter clock cycle. Thus, it takes  $N$  filter clock cycles to make one complete adjustment of an  $N$ -tap filter. When  $M$ ,  $N$ -tap filters and coefficients update clock cycles to make one complete update of all filter circuitry. When  $M$ ,  $N$  filter clock cycles are cascaded as illustrated in Fig. 2, it still takes only  $N$  filter clock cycles to update all MAX tap-s. In prior art designs, since only one coefficient of the FIR filter is changed each filter clock cycle, all of the other coefficients were maintained at their prior state until the next update cycle for the coefficient arrived. This resulted in a rather long convergence time for the new coefficients to converge.

Figure 4 illustrates a theoretical structure of an FIR filter, and is often used to describe such filters. However, the structure of Figure 4 is seldom used in practice, because of the complexities involved in making an  $N$  input adder, such as adder 78, and the necessity of providing  $N$  delay elements 74a, 74b, ..., 74n. Delay elements 74a, 74b, ..., 74n, which would require  $N$  output pins on an integrated circuit implementation, in the pins of each of a plurality of terminals 72a, 72b, ..., 72c, ..., 72n+1 for application to an associated multiplier 76a, 76b, 76c, ..., 76n+1. The multipliers obtain the product of the coefficients with the input data, as successively delayed together in an adder 78 for output to an adder 66 or 68, illustrated in Figure 3. Thus, the outputs of the  $N$  delay elements 74a to 74n, which form a vector of past data, are used in accordance with the structure of Figure 4.

The last stage-N-tap FIR filter circuit 34M is illustrated in greater detail in Figure 3. As shown, four FIR filter sets 58, 60, 62, and 64 are provided for receiving the real and imaginary channel data from the previous stage. Real data, in the form of multi bytes, is received at terminal 50 and input to each of N-tap FIR filters 58, 60, 62, and 64. Imaginary data in the form of multi bytes is received at terminal 54, for input to N-tap FIR filters 62, 64, and 66. Imaginary data in the form of multi bytes is received at terminal 56, for input to N-tap FIR filters 58, 60, 62, and 64. The output of the four FIR filters 58, 60, 62, and 64 is fed into a summation junction 68, which provides the output of the last stage 34M to the input of the next stage 36.

As shown in Figure 2, equalizer 18 comprises M sets of stages, each containing an N-tap FIR filter circuit and an N-coefficients update computation circuit. After the last (Mth) stage, the outputs from the last N-tap FIR circuit are combined in adders 40, 42 to provide the real equalized channel data Q. The equalized data Q and Q data is also input to an error signal generator 44, which outputs an error signal that is fed back to each of the update circuits 36 to 36M. In a preferred embodiment, update signal generator 44 comprises a programmable read only memory (PROM) that outputs a precalculated stored error value in response to the Q and I data that have been previously computed. Using the well known circuit 36.

5 5. **Agmarray components Q.** Transmitter 12 is a conventional device, such as a well known VHF or UHF transmitter. The transmitter signal is converted via a channel 14, such as a terrestrial VHF or UHF communications channel, to a receiver that contains a quadrature demodulator 16 for the QAM data. Quadrature demod-

Since the coefficients update computation circuitry is being added circuit by circuit, the convergence time of prior art schemes that only adjust the LMS algorithm. Indeed, the convergence time of the LMS algorithm is on the order of  $1/N$  times the number of iterations of the LMS algorithm. In addition, the convergence rate of the LMS algorithm is significantly degraded by the practical implementation.

$$Q^m[C^{n+1}] = Q^m[C^n] + gQ^s[E^u]Q^q$$

where  $\mathbf{u}_n$  is the complex vector of coefficients,  $\mathbf{A}_n$  is the complex vector of delayed data,  $\mathbf{m}_n$  means complex conjugate,  $\mathbf{E}$  is the complex error signal, and  $\Delta$  is a scale factor. In quantized form the algorithm is:

$$x_{n+1} = C_n + \Delta E_n x_n$$

only one updated coefficient per filter clock cycle. Since the coefficients are continually per filter clock updated, their continuously updated, their convergence time is reduced. The invention implements the LMS algorithm in quantized form to update the coefficients. In unchanged form the algorithm is given by:

GAMES

5  
in parallel during each filter cycle.

multipleplexing said sets of updated coefficients comprising the interior strip of said input to said equalizer filters.

o. Apparatus in accordance with claim 9 wherein said live inputting means (110) further comprises:  
means for coupling said output to said selecting means for said second input; and  
product detail data to said second input; and  
data from said output and to couple delayed product detail data to receive product output; and  
a delay circuit (106) coupled to receive product output; and an output:  
second input, and an output:  
a product from said multiplying means (100); a  
product (14) having a first input for receiving an adder (14) having a first input for receiving

6. A method in accordance with one of the preceding  
efficacious sets for input to said equalizer filters.

5. A method in accordance with claim 4 comprising the further step of:  
multiplexing the sets of adjusted and/or run-calibrated coefficients to provide a clocked stream of co-

inner step of: adjusting the gain of the truncated coeffi- cients.

4. A method in accordance with claim 3 comprising the step of launching the coremicrons of each updated

3. A method, in accordance with claim 1 or 2 comprising:  
    a) the further step of:

During each successive meter stick cycle, the N coefficients updated during that cycle is input to said filter stage (34).

newer designs with phases. Periods are correspondingly longer than the delay elements to produce updated coefficients during each of said filter clock cycles; and during each successive filter clock cycle

the product corresponding to each delay element is combined with previous delay elements to produce the equalizer (18) is obtained;

of the unequarlied data from each of the delay elements; the product of each delayed sample from the delay elements; the delayed elements (94) and an error signal due to the delay elements.

a plurality of said coefficients are updated con-  
currently during each filter clock cycle by pass-  
ing unequarilized data through  $N$  successive de-  
lay elements (94) to provide a delayed sample

error signals derived from equalized data output from said adaptive equalizer (18), characterized in that:

1. A method for updating coefficients for input to a filter

which parallel during each filter cycle.





## REVERBULGATIONS

9. Dispositif suivant la revendication 8, caractérisé en 5  
 moyens de multiplication (100) et les moyens d'in-  
 troduction (10) afin de mettre à jour un des produits  
 des trajects de traitement et de mise à jour notamment  
 des ensembles d'étages correspondants de re-  
 souds.

10. Dispositif suivant la revendication 9, caractérisé en 20  
 un additionneur (104) présentant une première  
 entrée pour recevoir un produit en provenance  
 d'un autre et une sortie  
 des moyens de multiplication (100), une secon-  
 de entrée et une sortie.  
 11. Dispositif suivant la revendication 9 ou 10, caracté-  
 risé en 25  
 par des moyens (108) raccordés entre la sortie d'additionneur (104) et les moyens d'introduction de  
 la partie (110), afin de régler le gain des coefficients  
 multiplicatifs en ce qu'il comprend un outre des  
 moyens (108) pour rondurer les coefficients mis à jour.  
 12. Dispositif suivant la revendication 7 à 9, carac-  
 térisé en 30  
 par des moyens (108) raccordés entre la sortie de la partie (110) et les moyens d'introduction de la  
 partie (110), afin de régler le gain des coefficients  
 multiplicatifs mis à jour.

13. Dispositif suivant la revendication 7, 8, 9,  
 35  
 14. Dispositif suivant la revendication 7 à 13,  
 caractérisé en ce que les moyens d'introduction  
 (110) comprennent des moyens pour multiplier  
 les ensembles de coefficients mis à jour, afin de  
 fournir un gain rythme d'ensembles de coefficients  
 (122) correspondant à la pluralité d'étages de  
 net une pluralité d'étage de multiplication  
 les moyens de multiplication (100) compren-  
 50  
 ce que:

15. Dispositif suivant la revendication 7, caractérisé en  
 à introduire dans l'étage de filtre de filtre (34).  
 45  
 16. Dispositif suivant la revendication 7 à 13,  
 caractérisé en ce que les moyens d'introduction  
 (110) comprennent des moyens pour multiplier  
 les ensembles de coefficients mis à jour, afin de  
 fournir un gain rythme d'ensembles de coefficients  
 (122) correspondant à la pluralité d'étages de  
 net une pluralité d'étage de multiplication  
 les moyens de multiplication (100) compren-  
 55  
 dans à la pluralité d'étages de retard et de mul-  
 plification, et  
 les moyens de mise à jour (36) comprennent  
 retard,




FIG. 1





FIG. 2






FIG. 5




FIG. 4

FIG. 6





FIG. 7



TEL. (954) 925-1100  
 HOLLYWOOD, FLORIDA 33022  
 P.O. BOX 2480  
 LERNER AND GREENBERG P.A.  
 APPLICANT: *Hege Grytske*  
 SERIAL NO:       
 DOCKET NO: 78L-10350

FIG. 9




FIG. 8  
(PRIOR ART)

